Yayın: General design method for complementary pass transistor logic circuits
| dc.contributor.author | Avci, M | |
| dc.contributor.author | Yidirim, T | |
| dc.contributor.institutionauthor | YILDIRIM, Tülay | |
| dc.date.accessioned | 2026-06-27T12:57:24Z | |
| dc.date.issued | 2003 | |
| dc.description.abstract | A general and effective complementary pass transistor logic design method is presented for pipeline circuits. Existing methods are discussed. A binary decision diagram-based top-down design method with coding, realisation and simplification step is proposed and applied to realise a logic function. | en |
| dc.description.uri | https://doi.org/10.1049/el:20030102 | |
| dc.identifier.doi | 10.1049/el:20030102 | |
| dc.identifier.eissn | 1350-911X | |
| dc.identifier.endpage | 48 | |
| dc.identifier.issn | 0013-5194 | |
| dc.identifier.issue | 1 | |
| dc.identifier.startpage | 46 | |
| dc.identifier.uri | https://hdl.handle.net/20.500.14981/48144 | |
| dc.identifier.volume | 39 | |
| dc.identifier.wos | 000181461300031 | |
| dc.language.iso | eng | |
| dc.publisher | WILEY | |
| dc.relation.ispartof | ELECTRONICS LETTERS | |
| dc.subject | CMOS | |
| dc.subject | Engineering | |
| dc.title | General design method for complementary pass transistor logic circuits | |
| dc.type | Article | |
| dspace.entity.type | Publication | |
| local.import.source | WOS |