Yayın: CMOS Differential Amplifier Area Optimization with Evolutionary Algorithms
| dc.contributor.author | Vural, Reyna Acar | |
| dc.contributor.author | Erkmen, Burcu | |
| dc.contributor.author | Bozkurt, Ufuk | |
| dc.contributor.author | Yildirim, Tulay | |
| dc.contributor.institutionauthor | YILDIRIM, Tülay | |
| dc.date.accessioned | 2026-06-27T13:28:07Z | |
| dc.date.issued | 2013 | |
| dc.description.abstract | This work presents efficient constrained optimization methods for sizing of a differential amplifier with current mirror load. The aim is to minimize MOS transistor area using three evolutionary algorithms, differential evolution, artificial bee colony algorithm and harmony search. Simulation results demonstrate that proposed methods not only meets design specifications and accommodates required functionalities but also accomplishes the design objective and improves some design specifications in a shorter computational time with respect to previous method. | en |
| dc.identifier.endpage | 670 | |
| dc.identifier.isbn | 978-988-19253-1-2 | |
| dc.identifier.issn | 2078-0958 | |
| dc.identifier.startpage | 666 | |
| dc.identifier.uri | https://hdl.handle.net/20.500.14981/52927 | |
| dc.identifier.volume | Ao, | |
| dc.identifier.wos | 000335870300015 | |
| dc.language.iso | eng | |
| dc.publisher | INT ASSOC ENGINEERS-IAENG | |
| dc.relation.conference | World Congress on Engineering and Computer Science | |
| dc.relation.ispartof | WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2013, VOL II | |
| dc.subject | analog integrated circuit sizing | |
| dc.subject | differential evolution | |
| dc.subject | harmony search | |
| dc.subject | artificial bee colony | |
| dc.subject | constrained optimization | |
| dc.subject | Computer Science | |
| dc.subject | Engineering | |
| dc.title | CMOS Differential Amplifier Area Optimization with Evolutionary Algorithms | |
| dc.type | Proceedings Paper | |
| dspace.entity.type | Publication | |
| local.import.source | WOS |